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Spartan-3E starter kitAbstract This paper describes an implementation of a fuzzy logic control (FLC) system and a/the
conventional proportional-integral (PI) controller for speed control of DC motor, based on ﬁeld
programmable gate array (FPGA) circuit. The proposed scheme is aimed to improve the tracking
performance and to eliminate the load disturbance in the speed control of DC motors. The pro-
posed fuzzy system has been applied to a permanent magnet DC motor, via a conﬁguration of
H-bridge. The fuzzy control algorithm is designed and veriﬁed with a nonlinear model, using the
MATLAB tools. Both FLC and conventional PI controller hardware are synthesized, functionally
veriﬁed and implemented using Xilinx Integrated Software Environment (ISE) Version 11.1i. The
real time implementation of these controllers is made on Spartan-3E FPGA starter kit (XC3S500E).
The practical results showed that the proposed FLC scheme has better tracking performance than
the conventional PI controller for the speed control of DC motors.
 2013 Production and hosting by Elsevier B.V. on behalf of Ain Shams University.1. Introduction
Intelligent controllers as new technologies have recently been
applied to electrical power control systems in general and mo-tor control systems in particular [1]. Many digital techniques
have been used to implement a digital controller. However,
the conventional proportional–integral–derivative (PID) con-
troller is still being a key component in industrial control sys-
tems, because it is simple and provides useful solutions to
many industrial processes [2].
Fuzzy logic control (FLC) provides an alternative to the
PID controller since it is a good tool for the control of nonlin-
ear systems that are difﬁcult in modeling [3–5]. PID controller
can be transformed into a PID-like structure of fuzzy
controllers.
Several fuzzy control applications including the physical
systems, require a real time operation to interface high speed
constraints [6,7]. Higher density programmable logic devices,
such as ﬁeld programmable gate array (FPGA) can be used
Figure 1 DC motor equivalence circuit.
Figure 4 Triangular type membership function.
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circuit (IC) [8,9]. FPGAs are one of the fastest growing parts of
the digital integrated circuit market in recent times. Reconﬁg-
urable FPGA systems provide additional ﬂexibility and can
adapt to various computational tasks through hardware reuse.
Therefore, FPGA becomes one of the most successful technol-Fuzzification 
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Many researchers discussed the design of the hardware fuz-
zy logic controller. Numbers of these works were specialized in
control application [13–15] and were aimed to get better con-
trol responses [16]. The proposed design in this paper aimsles 
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Table 3 The synthesis report from ISE WebPack program.
Device utilization summary (estimated values)
Logic utilization Used Available Utilization (%)
Number of slices 2193 4656 47
Number of slice Flip ﬂops 1900 9312 20
Number of 4 input LUTs 4048 9312 43
Number of bonded IOBs 282 232 121
Number of MULT 18X18SIOs 16 20 80
Number of GCLKs 2 24 8
Embedded system based on a real time fuzzy motor speed controller 401to employ the new techniques of PI-fuzzy algorithm in estimat-
ing and controlling the speed of a separately excited DC motor
and compare it to the conventional PI control to serve these
applications efﬁciently. The two controllers are coded in
VHDL. Xilinx ISE which is used for synthesis and implemen-
tation of controllers on the Spartan-3E FPGA Kit.
2. Modeling of DC motor
A schematic representation of an armature controlled DC mo-
tor is given in Fig. 1. According to this schematic representa-
tion, the equations based on the Kirchoff’s voltage law
combined with the Newton’s moment law can write as follows
[17,18];Table 2 Fuzzy controller operation.
e MF1 MF2 MF3 MF4 MF5 MF6 MF7
De Du 001 010 011 100 101 110 111
MF1 MF1 MF1 MF1 MF1 MF2 MF3 MF4
001 001 001 001 001 010 011 100
MF2 MF1 MF1 MF1 MF2 MF3 MF4 MF5
010 001 001 001 010 011 100 101
MF3 MF1 MF1 MF2 MF3 MF4 MF5 MF6
011 001 001 010 011 100 101 110
MF4 MF1 MF2 MF3 MF4 MF5 MF6 MF7
100 001 010 011 100 101 110 111
MF5 MF2 MF3 MF4 MF5 MF6 MF7 MF7
101 010 011 100 101 110 111 111
MF6 MF3 MF4 MF5 MF6 MF7 MF7 MF7
110 011 100 101 110 111 111 111
MF7 MF4 MF5 MF6 MF7 MF7 MF7 MF7
111 100 101 110 111 111 111 111
Figure 7 Spartan 3E layout.
Accessory Header
J1 6-pin 
6-pin DAC Header (J5)
Figure 8 Spartan 3E starter kit.
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dt
þ Raia þ Vb ð1Þ
Tm ¼ Jm þ 1
K2g
J‘
 !
dxm
dt
þ 1
K2g
btxm ð2Þ
Tm ¼ KTia ð3Þ
Vb ¼ Kbxm ð4Þ
In addition, the transfer function from input Va to output x‘ is
given by the following:
x‘ðsÞ
VaðsÞ ¼
KgKT
LaJeqS
2 þ ðLabt þ RaJeqÞSþ Rabt þ K2gKTKb
ð5Þ
where Jeq ¼ ðK2gJm þ J‘Þ and kg ¼ xmx‘
Tm motor torque,
KT motor torque constant,
Kb motor constant,
xm armature angular velocity,
Jm motor inertia,
J‘ load inertia,
x‘ shaft angular velocity,
hm armature angular position,
Va(t) armature voltage,
ia(t) armature current,
Vb back e.m.f,FPGA 
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Figure 9 Block diagram of the DC mRa armature resistance,
La armature inductance,
Kg gear-box ratio,
bt rotational viscous friction,
h‘ shaft angular position.
3. Modeling of PI controller using VHDL
The standard representation of a PI controller is given by Eq.
(6); where, there are two main components that can be identi-
ﬁed; they are the proportional and integral terms as shown in
Fig. 2. The error signal e(t) is deﬁned by Eq. (7), and it is the
difference between the process output and the desired speed.
The integral term was obtained using the method of rectangu-
lar integration. In this equation, Kp and Ki, are parameters re-
lated to the gain of each term.
uPIðtÞ ¼ kpeðtÞ þ ki
Z t
0
eðtÞdt ð6ÞeðtÞ ¼ Reference speedActual speed ð7Þ
The algorithm given by Eq. (6) is seldom used in practice. In this
work, for speed control of aDCmotor, a cascaded control struc-
ture is usually preferred. This controller is known as parallelism
controller which is being used [19]. By differentiating Eqs. (6)
and (8) can be obtained, where UPI is the control signal.
duPIðtÞ
dt
¼ kp deðtÞ
dt
þ kieðtÞ ð8Þ
In discrete-time systems, Eq. (8) can be written as follows:
uPIðkTÞ  uPIðkT TÞ ¼ kpðeðkTÞ  eðkT TÞÞ þ kieðkTÞ ð9Þ
In simulation, the parameters Va, x‘, Ra, La, Kg, Jeq, bt, Kb and
KT in Fig. 1 are set as 24 vdc, 300 rpm, 4.67 X, 170 mH, 0.16,
42.6e6 kg m2, 47.3e6 N m s/rad, 14.7e3 V s/rad and
14.7e6 N m/A, respectively [20]. From the open loop step re-
sponse of Permanent Magnet DC motor, the values of the con-
troller parameters are tuned using Ziegler-Nichole method [4].
The values found are Kp = 0.19 and Ki = 0.0301.Optical 
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Figure 10 Internal architecture of the FPGA-based speed control for DC motor (a) Internal FLC-components architecture and (b)
internal component architecture.
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Figure 12 System response of PI controller for changes in the operating point.
DC motor system
- H- Bridge
- PWM driver
- optical encoder
- Mechanical Coupling
FPGA Spartan-3E Kit
Speed response under FLC
Figure 11 Real system of the DC motor speed control using FPGA.
404 Ebrahim Abd El-Hamid Mohamed Ramadan et al.4. Fuzzy logic controller structure
A fuzzy controller structure for control consists respectively of
fuzziﬁcation, rule data base, rules inference and defuzziﬁcation
[21], as shown in Fig. 3, which has the characteristic parame-
ters as shown in Table 1.
 Fuzziﬁcation stage: The crisp input of Error (e) and Change
of Error (De) are deﬁned by:eðkTÞ ¼ xref  x‘ ð10Þ
DeðkTÞ ¼ eðkTÞ  eðkT TÞ ð11Þ
where xref is the reference and x‘ is the system output. The
fuzziﬁcation process changes input signal value (e, De) from
the ﬁelds of real numbers to the value of membership function
l(x) of the fuzzy sets. In the proposed fuzzy system, the fuzz-iﬁcation process is performed by reading out from the system’s
memory the values of membership function of activated sets
and also codes of these sets [22].
Symmetric triangular MFs are used; each membership
function can be completely described by only two points (a,
b) and two slope values [23]. The entire membership function
can be divided into three portions: 0, 1 and 2, as shown in
Fig. 4. It shows how triangular input membership functions
are formed in the fuzziﬁcation stage.
The degree of membershipðlÞ ¼
ð1Þ Portion0; l ¼ 0;
ð2Þ Portion1; l ¼ ðInput value aÞ  slope1
ð3Þ Portion2; l ¼ 1 ðInput value bÞ  slope2
8><
>:
The two input variables are coded as 8-bit hexadecimal value
(00 – FF); each input of crisp input is entered at the same time
for the membership function to calculate the l value. As an
example, let us use the input value of 150 to calculate the
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Figure 13 System response of PI-FLC for changes in the operating point.
Table 4 Comparison between two responses.
PI controller PI-FLC
Rise time (s) 0.8050 0.7368
Settling time (s) 6.5390 6.886
Over shoot (rpm) 3.6364 1.75
Peak time (s) 4.2800 1.08
RMSE without load 15.3512 11.5399
RMSE with load
Under 10% load 14.6333 14.3861
Under 20% load 16.8462 15.6657
Under 25% load 20.5089 16.7217
Embedded system based on a real time fuzzy motor speed controller 405degree of membership function. Using an 8-bit computerized
resolution, l= 1 equals to $FF or 255 in decimal (the ‘‘$’’ sign
indicates the hexadecimal number representation). The values
of (a) and (b) are $46 and $7F; respectively, and the two slopes
can be calculated as follows:
Slope ð1Þ ¼ 1=ð127 70Þ ¼ FF=39 ¼ 255=57 ¼ 4 ¼ 04: And
Slope ð2Þ ¼ 1=ð191 127Þ ¼ FF=40 ¼ 255=64 ¼ 3 ¼ 03:
Since the input value of 150 ($96) is greater than (b) and lies in
portion 2, therefore:
l ¼ FF0 ðInput value bÞ  slopeð2Þ
¼ FF ð96 7FÞ  03 ¼ BA:
 Active rules generator: each input variable generates the
address of memory, which indicates the appropriate discrete
sample of the point of the rule activation stored in the mem-
ory. Therefore, the output of the fuzziﬁcation stage consists
of a couple of 3-bit codes (Active MF Labels). Rule evaluation and inference stages: the input variables (e,
De) are processed by an inference engine that executes a
set of control rules contained in rule bases. The control
rules are formulated using the knowledge of the DC motor
behavior [24]. Each rule is expressed in the form:IF e is Ai and De is Bi THEN Uf is Ci ð12Þ
where i= 1, 2, 3, m. There are seven fuzzy sets for each lin-
guist value {Ai, Bi, Ci} and 49 fuzzy control rules (rule bases)
are designed for the two inputs and one output fuzzy system.
Different inference algorithms can be used to produce the fuz-
zy set values for the output fuzzy variable Uf. In this paper, the
max–min inference algorithm is used, in which the membership
degree is equal to the maximum of the product of (e, De) mem-
bership degree [3].
 The truth values Wi of the premises are calculated by:Wi ¼ minblAiðeÞ; lBiðDeÞc ð13Þ
 The membership function lc(u) of the inferred consequence
is given by:lcðuÞ ¼ max½minðW1; lc1Þ; minðW2; lc2Þ ð14Þ
In the proposed fuzzy system, once the degree of member-
ship of the two inputs is tested, the Active MF Labels are
used to generate the addresses which needed to select just
the fuzzy active rules. The conclusion codes are stored at
precisely determined address, which values correspond to
the premises of activated rules. During the reading of indi-
cated codes of rule conclusion, the fuzzy AND is computed
applying the (MIN) operator to the two 8-bit membership
values [25], which relies on the choice of the smallest value
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406 Ebrahim Abd El-Hamid Mohamed Ramadan et al.of the membership values. After this, the operation of aggre-
gation (MAX) begins [16]. Finally, the inference stage deci-
des what the fuzzy control output by using fuzzy reasoning
is performed by inference engine strategy. Since rule outputs
are expressed by fuzzy numerical values, the numerical re-
sults from this calculation are called fuzzy outputs.
 Defuzziﬁcation stage: Interface converts the fuzzy control
action into the inputs to the plant (crisp output). The crisp
output (8-bit) is computed using the Center Of Gravity
(COG) [26].crisp output ¼
Pn
i¼1lðuiÞ  uiPn
i¼1lðuiÞ
ð15Þ
where l(ui) is the values of membership function for output
and ui is the values of locations of output MFs. Next, this re-
sult is transferred to DC motors.5. Modeling of fuzzy logic controller using VHDL
There are a number of reasons for using fuzzy logic in the
speed control of DC motor. The main advantage is the ﬂexibil-
ity offered by fuzzy logic [11,27]. Fig. 5 shows a block diagram
demonstrating the implementation of the FLC in a speed con-
trol of DC motor. In this application, the input interface
converts the output of the speed encoder into error and change
of error which are used as the two inputs to the FLC.
The fuzzy PI controller was implemented according to
Fig. 3. There are seven triangle memberships representing the
Error (e) and Change of Error (De) inputs. The normalizing
Embedded system based on a real time fuzzy motor speed controller 407of these membership functions is shown in Fig. 6, where, real
range of Error (e) and Change of Error (De) are converted to
8-bits digital scale vectors escale and Descale from 0 to 255 which
represent the inputs of FLC. The mathematical equations for
this process are as follows:
escale ¼ 1:25 e 127:5 ð16Þ
Descale ¼ 25:5 De 127:5 ð17Þ
The two scale inputs of Error (e) and Change of Error (De) can
have negative physical values. Since the universe of discourse
can handle 8-bit vector, the digital representations of (escale)
and (Descale) are biased by 128 bits as shown:
ðescale or DescaleÞ ¼
> 0 Then 128 < value 6 255;
¼ 0 Then value ¼ 128;
< 0 Then 0 6 value < 128;
8><
>:
The basis of choice for the universe of discourse range (0–255)
is to reduce the computational complexity of the different sets
of FLC. Since the memory space in FPGA Spartan-3E starter
kit is limited, and the smallest number of bits can be used for
representing the real error and change of error is 8-bit. Hence,
when the universe of discourse is increased above 8-bit, the
computation size will be increased. The FLC works in a way
that relates the controlled system output to the reference input
by a set of fuzzy rules. These rules are the most important part
of the FLC and they must be obtained correctly so that the
relation between input and output of the system is represented
properly [28]. Fuzzy rule’s operation is based on the control
expression of Table 2.
The inputs and outputs, with the gate level details of the
subsystem and the synthesis report that is created from ISE
WebPack program, are shown in Table 3.
6. Controller design for FPGA implementation
The Spartan-3E FPGA is embedded with the 90 nm technol-
ogy at the heart of its architecture. This reduces the die size
and cost, increases manufacturing efﬁciency, and addresses a
wider range of applications. The Spartan-3E diagram, shown
in Fig. 7, allows users to easily migrate to different densities
across multiple packages and supports 18 different single-
ended and differential I/O standards [29].
The speed of the motor is measured by means of optical en-
coder and is given as an input to the expansion connectors on
board (J1 6-pin Accessory Header) [30]. As shown in Fig. 8.
The reference speed is assigned to motor internal conﬁgura-
tion memory of the FPGA. To verify the performance of the
controller design on the hardware, the VHDL code (Bit ﬁle)
is downloaded into the target FPGA device (Spartan-3E fam-
ily XC3S500) using Xilinx ISE pack 11.1i. The complete exper-
imental system consists of a DC motor, FPGA kit, and the
circuits of (PWM driver and H-bridge). The overall block dia-
gram of DC motor speed control is shown in Fig. 9, and the
internal architecture of the proposed FPGA-based speed con-
trol is shown in Fig. 10. Fig. 11 shows the real system.
Results of measurements conﬁrmed again correct operation
of the system. The time of system processing was sample
time = 0.05 s based on clock frequency 50 MHz.7. Results and discussion
The proposed controllers are implemented in FPGA for real
time control of speed in the DC motor. The servo responses
of the PI controller and PI-FLC are shown in Figs. 12 and
13; respectively. The reference speed is varied from 100 rpm
to 170 rpm. For the PI controller (shown in Fig. 12), reference
speed tracking performance is characterized by lack of smooth
transition between desired speed, as well as the presence of
overshoot and higher rise time. From Fig. 13, it can be ob-
served that the PI-FLC has less oscillation, zero overshoot
and less rise time. From Figs. 12 and 13 and Table 4, it is clear
that PI-FLC performs signiﬁcantly better than PI controller.
The PI-FLC is used to control the speed of the motor while
applying a different loads changing as 10%, 20% and
25% [11]. The motor is also run with a PI controller while
applying the same load changes. The variations in speed with
time for these load changes for PI controller and PI-FLC are
shown in Figs. 14 and 15 respectively. An abrupt change can
be seen in the results with the 25% load as it observes in
Fig. 14. The control signal gets out to the motor during the
Digital-to-Analog Converter (DAC) output channel of FPGA
device. It is represented in VHDL code by 12-bit vector. Once
it is fully ones and the analog signal reaches the maximum va-
lue (3.3v), the next step it will start from initial zeros. The PI-
FLC is able to compensate the load changes considerably bet-
ter than the PI controller as shown in Figs. 14 and 15 and
Table 4.
8. Conclusions
The main contribution of this work is to present an approach
of real time fuzzy logic controller for DC motor using VHDL
description and FPGA technology. FLC based on FPGA has
some advantages such as ﬂexible design (the membership func-
tions and rule base can be easily changed), feature accuracy,
high reliability, cost improvement, and high speed. The perfor-
mance of the FLC is compared with the PI controller for ref-
erence speed and load changes. The satisﬁed ability of the
system control with FLC is better than PI controller. In a fu-
ture work it is planned to investigate implementation of adap-
tive fuzzy controllers on FPGA.
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